Design of a 10-bit TSMC 0.25um CMOS Digital to Analog Converter
نویسندگان
چکیده
The goal of this project is to implement a 10-bit segmented current steering TSMC 0.25μm CMOS digital to analog converter. Binary coded 10-bit data was input to the converter. The converter will convert all combinations of ten bits from digital form into correspondent “staircase” voltage levels. A low pass filter placed after the output terminal of the converter is necessary to make the voltage level smooth.
منابع مشابه
An 8-bit current mode ripple folding A/D converter
This paper discusses the design of a ripple-folding analog to digital (AID) converter in the current mode technique, which makes the design fully compatible with standard digital CMOS processes. The AID converter, which is designed in TSMC 0.35 Fm CMOS process, achieves 8 hits of resolution at a clock frequency of 100MHz. Simulated results show that the SFDR is better than 62 dB and the DNL and...
متن کاملA New Approach to Design Low Power Cmos Flash A/d Converter
In the present paper, a 4-bit flash analog to digital converter for low power SoC application is presented. CMOS inverter has been used as a comparator and by adjusting the ratio of channel width and length, the switching threshold of the CMOS inverter is varied to detect the input analog signal. The simulation results show that this proposed 4-bit flash ADC consumes about 12.4 mW at 200M sampl...
متن کاملCMOS Implementation of Serial Flash Analog to Digital Converter
Serial Flash Analog to Digital Converter (ADC) is a topology which uses only N number of comparators for N bit ADC. The said converter is developed and implemented in CMOS for 6 bit resolution. The simulation results are presented for TSMC 0.35 um CMOS technology
متن کاملA 12-bit CMOS Ratio-Independent Algorithmic Analog-to-Digital Converter
This paper proposes a 1.5 V 12-b CMOS ratio-independent algorithmic analog-to-digital converter (ADC) based on a capacitor-mismatch insensitive technique. A novel switched-capacitor multiplying digital-to-analog converter (MDAC) with an accurate gain of two is proposed for an algorithmic ADC. The proposed MDAC architecture requires only one opamp in four phases to generate the next residue outp...
متن کاملA 10 - bit , 100 MS / s , Pipeline Analog - to - Digital Converter Andres Tamez , Lukas C . Skoog , and Spencer Pace
—A 10-bit, 100 Ms/s switched capacitor pipeline A/D converter has been implemented in 0.25um CMOS in the 1.5-bit/stage architecture. Simulations results indicate 6.7 effective bits and max INL and DNL of 0.708 and 0.298 LSB, respectively. The design features a fully differential signal path and implements sub-ADC sections using a recently developed switched capacitor technique. Additionally, di...
متن کامل